In this study, integrated buck-boost converter with the Matrix-POL power supply system is proposed. From the simulation results, the validity of the Matrix-POL is revealed. The results revealed that the fast response to the load current and the voltage change can be done with duty and parallel number control by the proposed system.
Introduction
Power management of the Micro Processing Unit (MPU) has been strongly required in order to improve the performance. Figure1 shows the estimates of the increase in power consumption due to information appliance in Japan and the world. It is expected that the consumption will be brought about an increase by 5.2 times over the period 2006 to 2025 in Japan. Also, it is expected to be 9.4 times over the same period in the world [1] . Therefore, the efficient-energy-use for MPU is very important, and some adaptive techniques for power management have been proposed [2, 3] . Dynamic Voltage and Frequency Scaling (DVFS) and Power gating technique have been attracting attention as energy saving technique for MPU. DVFS is the technique that the low power consumption by the optimal value of the supply voltage and clock frequency of LSI in Fig. 2 [2] . The power-gating is the technique that is reducing the leak current by interrupting the power supply when it is not necessary to operate the circuit in Fig. 3 [3] . Power supply for the MPU is the strict conditions required that achieve high efficiency at low voltage, high current and fast response (nsec. order) for the varying of load current and target voltage. The concepts of these techniques were very effective for power management. But, bulky DC-DC converter can't achieve fast response to the very fast change of the voltage or the current, because of the effect of the package or line impedance. Therefore, nowadays, the integration of the point of load (POL) has been paid attention, rapidly [3] [4] [5] [6] [7] [8] . In this paper, as one of the integrated POL study, Matrix-POL power supply system is proposed. The parameters in Fig. 8 are determined as show in below.
Matrix-POL Power Supply System Model
where d is duty-ratio.
Comparison of Matrix-POL with conventional POL
This proposed system has two options to control output voltage. One is by duty ratio and the other is by the parallel number. In steady term, the each output terminal voltage is regulated with the feed-forward controlled duty ratio depends on VID of MPU. And, dynamical output voltage regulation is performed with feed-back controlled parallel number of POL. The simulation parameters are shown in Table I . Figure 9 shows conventional off-chip POL averaging model. Figure10 shows simulation model for Matrix-POL on chip. The output terminals of each ten paralleled POLs are connected to one output terminal. The gate switch can adeptly change the parallel number for the output terminal. The rest of the POLs which have not be connected to output terminal, are all connected to the input terminal of next output stage. Fig. 11 shows the load conditions for the simulation. Figure 12 shows the control algorithm. Initially, ten paralleled POL is set to five for the output and five for the next stage. When the load current change occurred, the parallel number of POL is controlled with the feedback information of the load current. Figure 13 to 15 show the simulation results for the comparison of load current change response. Figure13 shows the result of the conventional off-chip POL. Figure 14 shows the result of single on-chip POL. Figure 15 shows the result of Matrix-POL on-chip. From these results, it can be confirmed that the parallel number changing regulation method of Matrix-POL for the load current change is valid than duty-ratio regulation only. 
parasitic components 
Multi-Output Condition Simulation
To confirm the validation of the proposed method, we performed numerical simulation for multioutput condition with Maplesim. The Matrix-POL is configured one input voltage and three output voltage terminal. To each output voltage terminal, paralleled POL whose duty ratio is same is connected. The parallel number is dynamically changed from one to nine depends on the feed-back signal. The all of the rest parallel POL is connected to next output voltage stage. Figure 16 is simulation circuit. Table II shows simulation parameters. Table III shows first stage output number of parallel look  up table, and Table IV shows second-stage output number of parallel look up table. Table V shows transition condition. Figure 16 shows simulation circuit, and Fig.17, 18, 19 shows simulation results. Output reference voltage of each stage is assumed to be changed with each load current. In each output stage, high speed response is revealed to the load and the voltage change. Output voltage surge can be suppressed in 5.6% in the worst case. From the results, it can be seen that stable and high speed response can be accomplished even in the multi-output condition. 
